Philips' SOI process to enhance energy efficiency  by unknown
Advancing SOI 
Philips’ SOI process to 
enhance energy efficiency 
I 
Counter intuitive thinking by Philips Semiconductors has resulted in a breakthrough in high-voltage silicon- 
on-insulator IC technology. The company says it will reduce the size and cost of existing products, such as en- 
ergy efficient light bulbs and power plugs, as well as making possible a new generation of intelligent single 
chip power control solutions. 
P hilips Semiconductors has unveiled EZ-HVTM - a process technology for the 
production of commercial high 
voltage silicon-on-insulator (HV- 
SOI) 10. The process, which al- 
lows ICs to include high voltage 
circuits that can handle rectified 
AC line supply voltages, as well as 
low-voltage CMOS logic to pro- 
vide on-chip intelligence, is based 
on a thin Si approach to HV-SO1 
construction. 
Until now, such ICs either re- 
quired the use of a thick layer of Si 
to achieve the high breakdown 
voltage or the use of high-cost sub- 
strate materials such as sapphire, 
both of which made them expen- 
sive to produce. 
Thinking thin 
The conventional way to handle 
high voltages on an IC is to have a 
thick layer of Si overlaying an insu- 
lating material, usually SiO,. 
Although this thick layer of Si is ex- 
pensive to produce and difficult to 
dope, its purpose is to limit the 
electric field strength in the layer 
to less than 15 Vyrn-‘. If the field 
strength exceeds 15 V.pm-*, free 
charge carriers in the Si (electrons 
and holes) may be accelerated by 
the electric field to the point 
where they have sufficient energy 
to generate new electron/hole 
pairs by impact ionization. These 
new electrons and holes are simi- 
larly accelerated by the electric 
field to energy levels that cause im- 
pact ionization, resulting in the 
generation of even more elec- 
tron/hole pairs. This regenerative 
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effect, which is termed ‘avalanche 
breakdown’, results in so many 
charge carriers being generated in 
the Si that excessive current can 
flow in the device, permanently 
damaging it. 
Rather than using this thick-Si 
approach to handling high voltages 
on ICs, the Briarcliff division of 
Philips’ world-renowned research 
laboratories in New York took an 
entirely fresh look at the problem. 
If a thick layer of Si allows charge 
carriers to be accelerated over dis- 
tances that result in them acquir- 
ing high enough energy levels to 
cause avalanche breakdown, why 
not make the Si layer so thin that 
they simply can’t move far enough 
to acquire these energy levels? It 
was from this innovative idea that 
Philips Semiconductors’ new EZ- 
HV SO1 process was born. 
Instead of the 10 to 20 pm thick 
layer used in conventional high- 
voltage SO1 processes, the EZ-I-IV 
process uses a layer of Si only 0.5 
pm thick, which is much cheaper 
to produce. Although with 650 V 
applied across this layer the verti- 
cal field strength is extremely high 
(1300 V;ym-l) there is still insuff- 
cient distance between the upper 
and lower layers of the Si for 
charge carriers to be accelerated 
to avalanche breakdown energy 
levels. Making the layer even thin- 
ner starts to present a problem, in 
that there are fewer charge carriers 
available to carry the required de- 
vice current, so a compromise 
trade-off is reached at 0.5 pm. 
As well as being cheaper to pro- 
duce, Philips says EZ-HV’s 0.5 pm 
thick Si layer has other advantages. 
Because it is so thin, it is easy to lo- 
cally oxidize the layer in order to 
create SiO, walls around individual 
transistors and components - see 
the far left and far right side of 
Figure 1. Because SiO, is a perfect 
insulator, this technique allows 
high voltage components to be 
packed very close together, or 
alongside low-voltage circuitry, 
while maintaining near perfect iso- 
lation between them. In the thick 
layer approach the layer is too 
thick to oxidize without frost etch- 
ing deep trenches into it, adding 
difficult masking and etching steps 
to the process that increase costs 
and reduce yields. 
Figure 1 illustrates the typical 
structure of a high-voltage LDMOS 
(lateral double diffused MOS) tran- 
sistor fabricated using the EZ-HV 
process. Producing this high volt- 
age component requires the use of 
only 13 mask steps that fit closely 
into Philips Semiconductors’ stan- 
dard BiCMOS process flow, which 
the company says makes the pro- 
duction of basic EZ-I-IV ICs cost-ef- 
fective even for price sensitive 
applications. However, modular ex- 
tensions can be added to the 
process to create a wide range of 
other components, including high- 
voltage PMOS transistors, high volt- 
age LIGBTs (Lateral insulated-gate 
bipolar transistors), npn and pnp 
bipolar transistors, NMOS and 
PMOS FETS (to create CMOS log- 
ic), zener diodes, and passive com- 
ponents such as resistors and 
capacitorsAll these active and pas- 
sive devices are optimised for fab- 
rication in a bonded silicon- 
on-insulator layer ranging in thick- 
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ness between 0.5 and 1.5 mn that 
sits on a buried oxide layer of 2 to 
3 urn thickness. Double layer metal 
can be added to create a combined 
double-polysilicon, double-metal 
process that is useful for co-opti- 
mization of DMOS and CMOS log- 
ic, while the double metal option 
combined with thin-film dielectric 
isolation provides for extremely 
dense circuit layout capabilities. 
EZ-HV v bulk Si 
In addition to comparing EZ-HV 
with thick-layer SO1 processes, 
over which it has both cost and in- 
tegration density advantages, it is 
also useful to compare it to bulk Si 
processes. The most important ad- 
vantage of these is its oxide isola- 
tion which, because it totally 
surrounds each component with 
an insulating layer of SiO,, reduces 
parasitic capacitances, eliminates 
leakage currents, permits integra- 
tion of a very wide range of active 
devices and allows high packing 
densities. 
Philips Semiconductors says 
the EZ-HV process also has the ad- 
vantage of being immune to latch- 
up problems. In bulk Si ICs, the 
junction isolation results in the cre- 
ation of pnpn structures between 
adjacent transistors. These pnpn 
structures can act like thyristors, 
with the potential to be triggered 
into conduction by the inadvertent 
injection of holes into the central p 
region or electrons into the central 
n region.The EZ-HV process, how- 
ever, results in ICs that are immune 
to latch up because not only are 
there no pnpn junctions between 
devices, the oxide isolation also en- 
sures that there are no leakage cur- 
rents. Philips Semiconductors says 
the ability to fabricate several dif- 
ferent power components on a sin- 
gle chip without any danger of 
introducing latch-up problems will 
be a key factor in creating a new 
generation of integrated power 
control chips. 
A further advantage is that the 
significant reduction in parasitic 
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Figure 1. A schematic of the typical structure of a high-voltage LDMOS transistor fabricated 
using the EZ-HV process. 
capacitance achieved by using ox- 
ide isolation instead of junction 
isolation enables high-voltage 
transistors in EZ-HV ICs to switch 
much faster than those in bulk Si 
devicesAnother benefit is that EZ- 
HV transistors can handle higher 
currents than the epitaxial transis- 
tors used in bulk Si ICs because 
the new process allows transistors 
to be fabricated with on-resis- 
tance (RDS(on)) values that are 
half that achievable by any other 
IC technology. 
Applications 
Some of the first application areas 
to benefit from ICs manufactured 
using the EZ-HV process will in- 
clude: 
Lighting systems: In high-power 
systems, EZ-HV will allow sophisti- 
cated control logic and high volt- 
age drive circuits to be integrated 
into a single IC (replacing the sepa- 
rate high and low voltage chips 
that are currently used), while low- 
power applications will also be 
able to have high-voltage power 
switching transistors integrated on- 
chip. These miniaturization capa- 
bilities, together with the cost 
advantages of the EZ-HV process, 
make it possible to produce a sin- 
gle-chip compact fluorescent lamp 
controller that will fit inside the 
base of a normal sized light bulb, 
while at the same time halving the 
cost of the overall unit. 
Smart chargers: Because ‘smart’ 
ICs can now be created that direct- 
ly handle rectified AC line supply 
voltages, it becomes easy to build 
intelligent battery charging and 
power management features into 
products such as cordless shavers 
and cellular telephones, in the 
form of low-cost single-chip sys- 
tem-on-silicon solutions. 
Switchmode power supplies: 
Switchmode power supply (SMPS) 
systems are rapidly migrating from 
using the basic flyback principle to 
much more complex flyback tech- 
niques and resonant switching 
topologies in order to achieve low- 
er standby power, higher conver- 
sion efficiencies, better dynamic 
response and enhanced electromag- 
netic compatibility (EMC). These 
new SMPS architectures all require 
more complex high-voltage control 
circuitry and a greater number of 
high-voltage switching transistors, 
which makes EZ-HV an ideal tech- 
nology in which to implement them. 
Flat-screen television: Plasma dis- 
play panels require 200 V drive 
waveforms to activate the plasma 
pixels, and designers are currently 
forced to use a large number of 
separate row driver ICs in order to 
prevent cross-talk between rows. 
EZ-HV’s oxide isolation will allow 
these row drivers to be integrated 
into one chip, reducing the cost of 
the TV set’s electronics by be- 
tween 10% and 25%, and reducing 
operating costs (in terms of energy 
consumption) by up to 25%. 
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